Low-Power Variation-Tolerant Design in Nanometer Silicon
نویسنده
چکیده
Thank you very much for downloading low power variation tolerant design in nanometer silicon. As you may know, people have search hundreds times for their favorite readings like this low power variation tolerant design in nanometer silicon, but end up in malicious downloads. Rather than enjoying a good book with a cup of tea in the afternoon, instead they juggled with some malicious virus inside their computer.
منابع مشابه
A Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کاملError Detection and Correction in Pipeline Based Core Designs
Strengthening failure mechanisms accentuate timing errors as a real threat in nanometer technology microprocessor cores. In this work, we present a low cost, multiple timing error detection and correction technique, which is based on a new flip-flop design. The proposed design approach provides timing error tolerance at the small penalty of one clock cycle delay in the circuit operation for eac...
متن کاملA System Architecture Solution for Unreliable Nanoelectronic Devices
Due to the manufacturing process, the shrinking of electronic devices will inevitably introduce a growing number of defects and even make these devices more sensitive to external influences. It is, therefore, likely that the emerging nanometer-scale devices will eventually suffer from more errors than classical silicon devices in large scale integrated circuits. In order to make systems based o...
متن کاملRoadmap for nanometer ultra-low-power digital circuits based on sub/near-threshold CMOS logic
For a decade, low-power design has been part of mainstream semiconductor R&D activities, while ultra-lowpower (ULP) design remained dedicated to niche markets of particular applications such as sensor networks, RFIDs and biomedical devices, where speed performances are not critical. However, today’s 65/45nm CMOS technologies offer so compact circuits and high device performance that they give t...
متن کاملCMOS Scaling into the Nanometer Regime
Starting with a brief review on 0.1m (100 nm) CMOS status, this paper addresses the key challenges in further scaling of CMOS technology into the nanometer (sub-100 nm) regime in light of fundamental physical effects and practical considerations. Among the issues discussed are: lithography, power supply and threshold voltage, short-channel effect, gate oxide, high-field effects, dopant number f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011